- Functionally Equivalent to AMD's AM29823 and AM29824
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce dc Loading Effects
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

### description

These 9-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing, and working registers.

With the clock-enable ( $\overline{\text{CLKEN}}$ ) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock (CLK) input. Taking  $\overline{\text{CLKEN}}$  high disables the clock buffer, latching the outputs. The SN54AS823A and SN74AS823A have noninverting data (D) inputs and the SN74AS824A has inverting ( $\overline{\text{D}}$ ) inputs. Taking the clear ( $\overline{\text{CLR}}$ ) input low causes the nine Q outputs to go low independently of the clock.

A buffered output-enable  $(\overline{OE})$  input can be used to place the nine outputs in either a normal logic state (high or low logic level) or the highimpedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


 $\overline{OE}$  does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AS823A is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74AS823A and SN74AS824A are characterized for operation from 0°C to 70°C.

SN54AS823A JT PACKAGE
SN74AS823A DW OR NT PACKAGE
(TOP VIEW)

OE [	1	J <sub>24</sub>	Ъ	V <sub>CC</sub>
1D [		23		1Q
2D [	3	22	þ	2Q
3D [	4	21	þ	3Q
4D [	5	20	þ	4Q
5D [	6	19	þ	5Q
6D [	7	18	þ	6Q
7D [	8	17	þ	7Q
8D [	9	16	þ	8Q
9D [		15		9Q
CLR [	11	14	þ	CLKEN
GND [	12	13	p	CLK

#### SN54AS823A . . . FK PACKAGE (TOP VIEW)



### SN74AS824A . . . DW OR NT PACKAGE (TOP VIEW)

OE [	1 U	24	V <sub>CC</sub>
1D [	2	23	1Q
2D [	3	22	2Q
3D [	4	21	3Q
4D [	5	20	4Q
5D [	6	19	5Q
6D [	7	18	6Q
	8	17	7Q
8D [	9	16	8Q
9D [	10	15	9Q
CLR [	11	14	CLKEN
GND [	12	13	CLK

NC - No internal connection

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SDAS231A - JUNE 1984 - REVISED AUGUST 1995

### **Function Tables**


#### SN54AS823A, SN74AS823A (each flip-flop)

	INPUTS									
OE	CLR	CLKEN	CLK	D	Q					
L	L	Х	Х	Х	L					
L	Н	L	$\uparrow$	Н	н					
L	Н	L	$\uparrow$	L	L					
L	Н	Н	Х	Х	Q <sub>0</sub>					
н	Х	Х	Х	Х	Z					

#### SN74AS824A (each flip-flop)

	(each mp-nop)										
	INPUTS										
OE	CLR	CLKEN	CLK	D	Q						
L	L	Х	Х	Х	L						
L	Н	L	$\uparrow$	Н	L						
L	Н	L	$\uparrow$	L	Н						
L	Н	Н	Х	Х	Q <sub>0</sub>						
н	Х	Х	Х	Х	Z						


logic symbols<sup>†</sup>




<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



## logic diagrams (positive logic)





Pin numbers shown are for the DW, JT, and NT packages.

**To Eight Other Channels** 



SDAS231A - JUNE 1984 - REVISED AUGUST 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T <sub>A</sub> : SN54AS823A –	55°C to 125°C
SN74AS823A, SN74AS824A	. 0°C to 70°C
Storage temperature range –	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			SN	SN54AS823A			SN74AS823A SN74AS824A		
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				-24			-24	mA
IOL	Low-level output current				32			48	mA
<u>۰</u> *	Duile e duration	CLR low	7.5			6.5			
t <sub>w</sub> *	Pulse duration	CLK high or low	9.5			8			ns
		CLR high	8			8			
t <sub>su</sub> *	Setup time before CLK <sup>↑</sup>	Data	7			6			ns
		CLKEN high or low	8.5			7.5			
<sup>t</sup> h*	Hold time after CLK↑	CLKEN low	0			0			ns
Тд	Operating free-air temperature		-55		125	0		70	°C

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



SDAS231A - JUNE 1984 - REVISED AUGUST 1995

P	PARAMETER TEST CONDITIONS		SN	54AS82	3A	SN74AS823A SN74AS824A			UNIT	
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
VIK		V <sub>CC</sub> = 4.5 V,	lı = -18 mA			-1.2			-1.2	V
		$V_{CC}$ = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
Vон			I <sub>OH</sub> = -15 mA	2.4	3.2		2.4	3.2		V
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
			I <sub>OL</sub> = 32 mA		0.3	0.5				V
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA					0.35	0.5	v
IOZH		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μΑ
I <sub>OZL</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-50			-50	μΑ
lj –		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
IIН		V <sub>CC</sub> = 5.5 V,	VI = 2.7 V			20			20	μΑ
۱ <sub>IL</sub>		V <sub>CC</sub> = 5.5 V,	VI = 0.4 V			-0.5			-0.5	mA
lo‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
			Outputs high		49	80		49	80	
	SN54AS823A, SN74AS823A	V <sub>CC</sub> = 5.5 V	Outputs low		61	100		61	100	
		Outputs disabled		64	103		64	103	mA	
ICC			Outputs high		49	80		49	80	mA
	SN74AS824A	V <sub>CC</sub> = 5.5 V	Outputs low		61	100		61	100	
		Outputs disabled		64	103		64	103		

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. <sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.


### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub> C <sub>L</sub> R1 R2 T <sub>A</sub>	UNIT			
			SN54A	S823A	SN74AS823A SN74AS824A		
			MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	CLK	Am. 0	3.5	9	3.5	7.5	ns
t <sub>PHL</sub>		Any Q	3.5	14	3.5	13	115
<sup>t</sup> PHL	CLR	Any Q	3.5	16.5	3.5	15.5	ns
<sup>t</sup> PZH	OE	Am. 0	4	12	4	11	ns
tPZL	UE	Any Q	4	13	4	12	115
<sup>t</sup> PHZ	ŌĒ	Any Q	1	10	1	8	ne
<sup>t</sup> PLZ	UE	AnyQ	1	10	1.5	8	ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS231A - JUNE 1984 - REVISED AUGUST 1995



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t<sub>r</sub> = t<sub>f</sub> = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

### Figure 1. Load Circuits and Voltage Waveforms



18-Sep-2008

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-89525013A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type
5962-8952501KA	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type
5962-8952501LA	ACTIVE	CDIP	JT	24	1	TBD	A42 SNPB	N / A for Pkg Type
SN54AS823AJT	ACTIVE	CDIP	JT	24	1	TBD	A42 SNPB	N / A for Pkg Type
SN74AS823ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS823ADWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS823ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS823ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS823ADWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS823ADWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS823ANT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS823ANTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS824ADW	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI
SN74AS824ADWR	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI
SN74AS824ANT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI
SNJ54AS823AFK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54AS823AJT	ACTIVE	CDIP	JT	24	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54AS823AW	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is



# PACKAGE OPTION ADDENDUM

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TEXAS INSTRUMENTS www.ti.com

\*A

Pin1 Quadrant

Q1

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal											
Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)
SN74AS823ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0



# PACKAGE MATERIALS INFORMATION

11-Mar-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AS823ADWR	SOIC	DW	24	2000	346.0	346.0	41.0

MLCC006B - OCTOBER 1996

### FK (S-CQCC-N\*\*)

### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




# **MECHANICAL DATA**

MPDI004 - OCTOBER 1994

### NT (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.



# **MECHANICAL DATA**

MCFP007 - OCTOBER 1994



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.

- D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
- E. Index point is provided on cap for terminal identification only.



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



# **MECHANICAL DATA**

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

## JT (R-GDIP-T\*\*)

### **CERAMIC DUAL-IN-LINE**

24 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated